



US5346844

Biblio | Desc | Claims | Page 1 | Drawing



Method for fabricating semiconductor memory device

Patent Number: US5346844

Publication date: 1994-09-13

Inventor(s): CHO HYUN-JIN (KR); JANG TAEK-YONG (KR)

Applicant(s): SAMSUNG ELECTRONICS CO LTD (KR)

Requested Patent: JP5218332

Application Number: US19920907068 19920630

Priority Number(s): KR19910018318 19911017

IPC Classification: H01L21/70

EC Classification: H01L21/768B4, H01L21/8242B2, H01L23/522C

Equivalents: DE4220497, GB2260645, JP2531473B2, KR9406682

Abstract

A semiconductor memory device and fabricating method thereof including one transistor consisting of a source, a drain and a gate electrode, a bit line in contact with the drain region of the transistor via a first contact hole, a storage electrode in contact with the source region of the transistor via a second contact hole, a first planarized insulating layer formed under the bit line and a second planarized insulating layer formed under the storage electrode, whereby the material layer formed under the conductive layers, e.g., the bit line and storage electrode, is planarized to prevent stringers created due to surface indentations. Further, after a spacer is formed directly on the side walls of contact hole or on the side walls of a pattern for forming the contact hole, the contact hole is formed to prevent the contact between conductive layers, as a result, improving the memory device's reliability and being advantageous in realizing high density.

Data supplied from the esp@cenet database - I2